

Great Tech Corporation - http://www.gtc-tw.com/gtc.htm

Mobile: +886-928083208 - Wack Lin, wacklink@gtc-tw.com

Tel: +886-2-8211-1330 - Lily Ko, lily@gtc-tw.com

No.120, DingCheng 3rd Street., XinDian Dist.,

New Taipei City 23153, Taiwan

Color reflective LCD

2.7-inch - TX07D200VM1AAA

This LCD modules are suitable for a wide variety of IoT products and application, including outdoor sports gears, medical & healthcare devices, remote controllers, and portable devices due to key features.

Ultra-Low Power Consumption

Long battery life with JDI's original technology.

User-friendly I/F

SPI/3V Drive



Good Outdoor Visibility

Good visibility realized by proprietary reflective color technology.

High Display Quality

Excellent image quality with high color reflectance

Features	1.28"	2.7"	4.4"
LCD type	ECB, Reflective	ECB, Reflective	ECB, Reflective
Resolution	176x176	400x240	640x480
Interface	SPI	←	←
Contrast	Typ. 30:1	Typ.(40:1)	←
No. of colors	8 colors	←	←
Color gamut (NTSC ratio)	23%	←	←
Reflectance	26%	19%	18%
Viewing angle (L/R/T/B, CR>2)	(60)/(65)/(65)/(60)	(70)/(70)/(70)/(70)	(70)/(70)/(70)/(70)
Backlight	Optional	Yes	Yes

Software Development Kit

Open source software is available at Mbed OS site (https://os.mbed.com/teams/JapanDisplayInc/)



Kaohsiung Opto-Electronics Inc.

FOR MESSRS:	DATE : Jun. 21 st ,2018

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX07D200VM1AAA

Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX07D200VM1AAA-3	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX07D200VM1AAA-3	2-1/1
3	GENERAL DATA	7B64PS 2703-TX07D200VM1AAA-3	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX07D200VM1AAA-3	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX07D200VM1AAA-3	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX07D200VM1AAA-3	6-1/3~3/3
7	BLOCK DIAGRAM	7B64PS 2707-TX07D200VM1AAA-3	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX07D200VM1AAA-3	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX07D200VM1AAA-3	9-1/18~18/18
10	OUTLINE DIMENSIONS	7B64PS 2710-TX07D200VM1AAA-3	10-1/1
11	APPEARANCE STANDARD	7B64PS 2711-TX07D200VM1AAA-3	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712-TX07D200VM1AAA-3	12-1/2~2/2
13	DESIGNATION OF LOT MARK	7B64PS 2713-TX07D200VM1AAA-3	13-1/1

ACCEPTED BY: _____ PROPOSED BY: Oblack Tsai

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2701-TX07D200VM1AAA-3	PAGE	1-1/1	
---------------------------------	--------------	------------------------------	------	-------	--

2. RECORD OF REVISION

SHEET No.		SUMMA	λRY		
	4. ABSOLUTE MAXIMUM				
	Added :				
Page 4-1/1	Item	Symbol	Min.	Max.	Unit
	LED Reverse Voltage	VR	-	5	V
	LED forward current	IF	-	30	mA
	LED Pulse Forward current	IFP	-	100	mA
7B64PS 2709	9.4 TIMING TABI F				
	Revised : TIMING TABLE				
Page 9-4/18					
7B64PS 2710	10.1 FRONT VIEW				
	Revised : All Page				
	2.4 DICDLAY FEATURES				
		6 W for LC	$D \rightarrow 0$.	12 uW for	LCD
	7B64PS 2704 TX07D200VM1AAA-2 Page 4-1/1 7B64PS 2709 TX07D200VM1AAA-2 Page 9-4/18	## ABSOLUTE MAXIMUM Added : Compared to Table	## ABSOLUTE MAXIMUM RATINGS Added	## ABSOLUTE MAXIMUM RATINGS Added :	## ABSOLUTE MAXIMUM RATINGS TX07D200VM1AAA-2

2-1/1

3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 2.7" WQVGA of 5:3 format of LTPS(Lower temperature Poly-Silicon) TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially .This display is RoHS compliant, and LED backlight are applied on this display.

Part Name	TX07D200VM1AAA
Module Dimensions	66.16(W) mm x 46.23(H) mm x 7.46 max. (D) mm (include 4 pillars)
LCD Active Area	58.8(W) mm x 35.28(H) mm
Pixel Pitch	0.147(W) mm x 0.147(H) mm
Resolution	400 x 3(RGB)(W) x 240(H) Dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Reflective color TFT; Normal Black
Display Type	Active Matrix
Number of Colors	8 Colors(1-bit RGB)
Backlight	Light Emitting Diode (LED)
Weight	18g
Interface	SPI ; 10 pins
Power Supply Voltage	3.3V for LCD; 9.0V for Backlight
Power Consumption	0.12 uW for LCD; 0.18W for backlight
Feature	MIP(Memory in pixel) Reflective type LCD

4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage for Analog	V_{DDA}	-0.3	3.6	V	-
Supply Voltage for Logic	V_{DD}	-0.3	3.6	N	-
Input Voltage of Logic	Vı	V _{SS} -0.3	3.6	V	-
Operating Temperature	T _{op}	-20	70	°C	Note 1
Storage Temperature	T _{st}	-30	80	°C	Note 1
LED Reverse Voltage	V _R	-	5	V	-
LED forward current	I _F	-	30	mA	Note 2
LED Pulse Forward current	I _{FP}	-	100	mA	Note 3

- Note 1: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
 - Optical performances and response time would be different in temperatures other than 25 °C.
 - Operating under high temperature will shorten LED lifetime.

Note 2: Fig 4.1 shows the maximum rating of forward current based on different temperature.




Fig 4.1

Note 3: Fig 4.2 shows the LED characteristics of the relationship I_{FP} v.s duty ratio.




Fig 4.2

- I_{FP} condition : Pulse width \leq 10ms, Duty \leq 1/10

5. ELECTRICAL CHARACTERISTICS

5.1 LCD CHARACTERISTICS

 $T_a = 25 \, ^{\circ}C, \, \text{Vss} = 0 \text{V}$

Item		Symbol	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	Amalan	V_{DDA}	2.7	3.0	3.3		-
	Analog	V_{SSA}	1	0	-		-
	Logic	V_{DD}	2.7	3.0	3.3	V	Note 1
		V _{SS}	1	0	-		Note 2
lanut Cianal Valtana	Hi	V _{IH}	V _{DD} -0.1	V_{DD}	V_{DD}		Note 0
Input Signal Voltage	Low	V _{IL}	V_{SS}	V _{SS}	V _{SS} +0.1		Note 3
Power Supply Current	-	I _{DD}	-	0.04	0.05	mA	Note 4

Note 1: Apply to EXTMODE = "H".

Note 2: Apply to EXTMODE = "L".

Note 3: Apply to SCLK, SI, SCS, DISP, EXTCOMIN.

Note 4: Data update frequency=1Hz, fCOM frequency=60Hz, test pattern by "All White".

5.2 BACKLIGHT CHARACTERISTICS

 $T_a = 25 \, {}^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
LED Input Voltage	V_{LED}	-	8.4	9	9.6	V	Note1
LED Forward Current / Per Chain	I _{LED}	-	-	10	-	mA	Note 2
LED lifetime / Per Chain	-	I _{LED} =10 mA	-	50K	-	hrs	-

Note 1: As Fig. 5.1 shown LED current is constant, V_{LED} and I_{LED} is many to one relationship, the above V_{LED} range is defined to obtain 10 mA.

Note 2: Estimated lifetime is specified as the time to reduce 50% brightness by applying 10 mA / Per Chain at 25° C.




Fig 5.1

6. OPTICAL CHARACTERISTICS

For reflection mode

 $T_a = 25 \, {}^{\circ}C, \, V_{DD} = 3.0 \, V$

lt a ma	Or week at	T (00)	Rating		Fama (0C)		1.1	Damada
Item	Symbol	Temp.(°C)	Min.	Тур.	Max.	Unit	Remark	
Contrast	CR	25	(20)	40	-	-	Note 1	
Decrees	tr	O.E.	-	4	8		Note 0	
Response	tf	25	-	6	12	ms	Note 2	
	Rx		-	0.505	ı			
	Ry		-	0.310	ı			
	Gx		-	0.302	ı			
Color	Gy	25	-	0.448	-	_	Note 3	
Coordinates	Bx	25	-	0.162	ı			
	Ву		-	0.176	1			
	Wx		-	0.315	ı			
	Wy		-	0.340	ı			
NTSC ratio	-	25	-	23	ı	%	Note 4	
Reflectance	-	25	(10)	19	ı	%	-	
	θL		(55)	70	ı			
Viewing Angle	θR	0.5	(55)	70	-		Note F	
(CR>2)	θТ	25	(55)	70	ı		Note 5	
	θВ		(55)	70	-			

For transmission mode

 $T_a = 25 \, ^{\circ}C, \, \text{V}_{\text{DD}} = 3.0 \, \text{V}$


Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Brightness of White	В	I _{BL} =20mA	-	10	-	cd/m²	Note 7
Brightness Uniformity	-	-	70	-	-	%	Note 8

Note 1: This is a ratio between the screen surface reflectance of the white raster and the black raster

$$CR = \frac{Reflection intensity on all pixels White}{Reflection intensity on all pixels Black}$$


Note 2: The response time is defined as the following figure and shall be measured by matching the input signal for "Black" and "White".

· Normally Black mode




- tr: Response time from Black to White
- $tf: \mbox{Response time from White to Black} \\$

- Note 3: This is the x-y coordinate of Red, Green, Blue and White colors specified on the CIE1931 chromaticity diagram. (* It is not a guaranteed value)
- Note 4: This is an area of a triangle shaped by R, G and B coordinates on the CIE1931 chromaticity diagram.
- Note 5: This is a maximum angle θ from the normal direction that keeps having the contrast more than 2.



Note 6: Measurement system-for reflective mode

- Light source: Parallel light source
- D65 / 2 degree viewing angle
- Light source input direction : from opposite side of FPC side (30°)
- Light source receive direction : at LCD center (0°)



- Note 7: The brightness and reflective ratio is measured from the panel center point, P5 in Fig. 6.2, for the typical value.
- Note 8: The brightness uniformity is calculated by the equation as below:

Brightness uniformity =
$$\frac{\text{Max. Brightness - Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.




Fig 6.1





Fig 6.2

7. BLOCK DIAGRAM



Viewing in front of a LCD panel

Note 1: Signals are SCLK, SI, SCS, EXTCOMIN, DISP and EXTMODE.

8. RELIABILITY TESTS

Test Item	Condition		
High Temperature	1) Operating 2) 70°C	240 hrs	
Low Temperature	1) Operating 2) -20°C	240hrs	
High Temperature	1) Storage 2) 80°C	240 hrs	
Low Temperature	1) Storage 2) -30°C	240 hrs	
Heat Cycle	1) Operating 2) −20°C ~70°C 3) 3hrs~1hr~3hrs	240 hrs	
Thermal Shock	1) Non-Operating 2) -35°C ↔ 85°C 3) 0.5 hr ↔ 0.5 hr	240 hrs	
High Temperature & Humidity	1) Operating 2) 40°C & 85%RH 3) Without condensation	240 hrs (Note 3)	
Vibration	1) Non-Operating 2) 10~200 Hz 3) 3G 4) X, Y, and Z directions	1 hr for each direction	
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 50G 4) ±X, ±Y and ±Z directions	Once for each direction	
ESD	1) Operating 2) Tip: 150 pF, 330 Ω 3) Air discharge for glass: \pm 1KV 4) Contact discharge for metal frame: \pm 1KV 5) I/F:200pF, 0 Ω , \pm 200V	1) Glass: 9 points 2) Metal frame: 8 points (Note 4)	

- Note 1: Display functionalities are inspected under the conditions defined in the specification after the reliability tests.
- Note 2: The display is not guaranteed for use in corrosive gas environments.
- Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40° C, the humidity needs to be reduced as Fig. 8.1 shown.




Fig. 8.1

Note 4: All pins of LCD interface (CN1) have been tested by \pm 100V contact discharge of ESD under non-operating condition.

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2708-TX07D200VM1AAA-3	PAGE	8-1/1	
---------------------------------	--------------	------------------------------	------	-------	--

9. LCD INTERFACE

9.1 INTERFACE PIN CONNECTIONS

CN1 pin assignment of LCD interface is as below:

PIN	SYMBOL	FUNCTION	I/O	REMARKS
1	SCLK	Serial Clock Signal	I	
2	SI	Serial Data Input Signal	I	
3	SCS	Chip Select Signal	I	
4	EXTCOMIN	COM Inversion Signal Input	I	
5	DISP	Display ON/OFF Switching Signal	1	Note1
6	VDDA	Power Supply for Analog	Р	
7	VDD	Power Supply for Logic	Р	
8	EXTMODE	COM Inversion Mode Select Terminal	1	Note2
9	VSS	Logic Ground	Р	
10	VSSA	Analog Ground	Р	

Note 1: ON/OFF signal is only for display. Data memory is kept also at the time of ON/OFF.

"H" : Data memory is displayed.

"L": Black color is displayed with data memory kept.

Note 2: "H": Enable EXTCOMIN signal, connect to VDD.

"L" : Enable serial input flag, connect to VSS.

CN2 pin assignment of Backlight is as below:

Pin No.	Signal	Level	Function			
1	NC	-	-			
2	NC	-	-			
3	V _{LED} +	-	Dower Cumply for LED Chains			
4	V_{LED} -	-	Power Supply for LED Chain1			
5	V _{LED} +	-	Dower Cumply for LED Chairs			
6	V_{LED} -	-	Power Supply for LED Chain2			

9.2 RECOMMENDED CIRCUIT

EXTMODE=L : COM Signal Serial Input

	No.	symbol
	1	SCLK
	2	SI
	3	SCS
	4	EXTCOMIN
	5	DISP
	6	VDDA
	7	VDD
	8	EXTMODE
	9	VSS
	10	VSSA

EXTMODE=H : COM Signal External Input

	No.	symbol
	1	SCLK
	2	SI
	3	SCS
	4	EXTCOMIN
	5	DISP
	6	VDDA
•	7	VDD
	8	EXTMODE
	9	VSS
	10	VSSA

EXTERNAL CIRCUIT EXAMPLE

	No.	symbol
	1	SCLK
C1:0.1uF/B/10V	2	SI
C2: 0.1uF/B/10V C3: 1.0uF/B/10V	3	SCS
C3 . 1.0dF/B/10V	4	EXTCOMIN
•	5	DISP
+++	6	VDDA
+++	7	VDD
‡C1 ‡C2 ‡C3 ——	8	EXTMODE
	9	VSS
-	10	VSSA

9.3 TIMING CHART




Fig. 9.1 SPI Timing




Fig. 9.2 COM Inversion and DISP Timing

9.4 TIMING TABLE

Ta=25°C, Driving Condition: VDD=3.0V,VDDA=3.0V,VIH=3.0V,VIL=0V

PARAMETER	SYMBOL	Min.	Тур.	Max.	UNIT	REMARKS
Clock frequency	fSCLK	-	1.00	2.00	MHz	Note1
COM frequency	fCOM	50	60	-	Hz	Note2
SCS rising time	trSCS	-	-	50	ns	
SCS falling time	tfSCS	-	-	50	ns	
SCS Low width	twSCSL	6.0	-	-	us	
SCS settling time	tsSCS	6.0	-	-	us	
SCS holding time	thSCS	2.0	-	-	us	Note3
SI rising time	trSI	-	-	50	ns	
SI falling time	tfSI	-	-	50	ns	
SI settling time	tsSI	200	450	-	ns	
SI holding time	thSI	250	500	-	ns	
SCLK rising time	trSCLK	-	-	50	ns	
SCLK falling time	tfSCLK	-	i	50	ns	
SCLK High width	twSCLKH	250	500	-	ns	Note4
SCLK Low width	twSCLKL	250	500	-	ns	Note4
EXTCOMIN frequency	fXTCOMIN	1	-	140	Hz	
EXTCOMIN rising time	trEXTCOMIN	-	-	50	ns	
EXTCOMIN falling time	tfEXTCOMIN	-	-	50	ns	
EXTCOMIN High width	twEXTCOMIN	2.0	-	-	us	
DISP rising time	trDISP	-	-	50	ns	
DISP falling time	tfDISP	-	-	50	ns	

- Note 1: Please note that Max. fSCLK may be lowered when VDD and VDDA fall than 3.0V at a low temperature.
- Note 2: COM frequency should be around 60Hz for transmissive mode.
 - ex: For Data update mode M2 level must be reversed per 8 gate lines based on fSCLK =1MHz.
- Note 3: In the case of data update mode in transmissive mode, thSCS should be 50us or less.
- Note 4: twSCLKH and twSCLKL should be approximately the same length, if possible.

9.5 MODE

9.5.1 Mode Select

Mode select

Unassigned bit and AG9-8: No care, it can be H or L (L is Recommended)

M 0	M1	M2	M3	M4	M5	AG9	AG8	AG7	AG6	AG5	AG4	AG3	AG2	AGl	AG0	Mode
L	L/H	L	L	_	1	-	1	ı	-	1	ı	-	_	-	-	No-Update
L	L/H	L	H	L/H	L/H	-	-	-	_	-	ı	-	-	-	-	Blinking
L	L/H	H	L/H	L/H	L/H		-	-	-	-	-	-	-	-	-	All Clear
H	L/H	L	L/H	L/H	-	AG9	AG8	AG7	AG6	AG5	AG4	AG3	AG2	AGI	AG0	Data-Update
H	L/H	Н	L/H	L/H	L/H	-	1	-	-	-	ı	-	-	-	-	No-Update

Mode (6bit)

Gate Address (10bit)

Function table

M0=L or M0=H/M2=H


M ode	М3	M4	M5
Blinking OFF	L	_	-
Blink Black	H	L	L
Blink White	H	H	L
Blink Inversion	H	-	H

M0=H/M2=L

Mode	М3	M4	M5
3bit data input	L	L	_
lbit data input	L	H	-
4bit data input	H	-	1


Unassigned bit: No care, it can be H or L (L is Recommended)

9.5.2 Mode Chart



(*) Pixel memories are maintained

9.5.3 SINGLE LINE UPDATE MODE (3BIT-DATA MODE)



Mode flag. Set "H", data update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", data update mode.

M3-M4: Data-bit control flag. In case of M3="L" and M4="L", 3bit-data mode.

M5: Invalid data, it can be "H" or "L".

AG9-AG0: Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 3bit-data mode,

input serially the pixel data in the order of Red-Green-Blue (3bit).


n: Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3-M4 flags are cleared by DISP="L".

9.5.4 MULTIPLE LINES UPDATE MODE (3bit-data mode)



M0: Mode flag. Set "H", data update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", data update mode.

M3-M4 : Data-bit control flag. In case of M3="L" and M4="L", 3bit-data mode.

M5: Invalid data, it can be "H" or "L".

AG9-AG0: Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 3bit-data mode,

input serially the pixel data in the order of Red-Green-Blue (3bit).

n : Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Input data continuously.

m: Number of vertical line, refer to the Display address map and Pixel layout.

Need transfer period which is 6 clocks between the gate line and the next gate line.

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3-M4 flags are cleared by DISP="L".


KAOHSIUNG OPTO-ELECTRONICS INC.

SHEET NO.

7B64PS 2709-TX07D200VM1AAA-3

9.5.5 SINGLE LINE UPDATE MODE (1bit-data mode)

Updates data of only one specified line.



M0: Mode flag. Set "H", data update mode.

M1 : COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", data update mode.

M3-M4: Data-bit control flag. In case of M3="L" and M4="H", 1bit-data mode.

M5: Invalid data, it can be "H" or "L".

AG9-AG0: Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 1bit-data mode, input the pixel data "H" or "L" (1bit).

Pixel memories of red, green and blue are written the same data.


n: Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3-M4 flags are cleared by DISP="L".

9.5.6 MULTIPLE LINES UPDATE MODE (1bit-data mode)



M0: Mode flag. Set "H", data update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2 : All clear flag. Set "L", data update mode.

M3-M4: Data-bit control flag. In case of M3="L" and M4="H", 1bit-data mode.

M5: Invalid data, it can be "H" or "L".

AG9-AG0 : Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 1bit-data mode, input the pixel data "H" or "L" (1bit).

Pixel memories of red, green and blue are written the same data.

n: Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Input data continuously.

m: Number of vertical line, refer to the Display address map and Pixel layout.


Need transfer period which is 6 clocks between the gate line and the next gate line.

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3-M4 flags are cleared by DISP="L".

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2709-TX07D200VM1AAA-3	PAGE	9-9/18	
---------------------------------	--------------	------------------------------	------	--------	--

9.5.7 SINGLE LINE UPDATE MODE (4bit-data mode)



M0 : Mode flag. Set "H", data update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", data update mode.

M3 : Data-bit control flag. In case of M3="H", 4bit-data mode.

M4-M5: Invalid data, it can be "H" or "L".

AG9-AG0: Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 4bit-data mode,

input serially the pixel data in the order of Red-Green-Blue-Dummy (4bit).

Dummy data (DUM) can be "H" or "L".


n: Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3 flag is cleared by DISP="L".

9.5.8 MULTIPLE LINES UPDATE MODE (4BIT-DATA MODE)



M0 : Mode flag. Set "H", data update mode.

M1 : COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2 : All clear flag. Set "L", data update mode.

M3: Data-bit control flag. In case of M3="H", 4bit-data mode.

M4-M5: Invalid data, it can be "H" or "L".

AG9-AG0 : Gate line address (10bit), refer to the Gate line address table.

Data: Pixel memory data. In case of "L", pixel is black.

In case of 4bit-data mode,

input serially the pixel data in the order of Red-Green-Blue-Dummy (4bit).

Dummy data (DUM) can be "H" or "L".

n: Number of horizontal line, refer to the Display address map and Pixel layout.

Dummy data: It can be "H" or "L".

Input data continuously.

m: Number of vertical line, refer to the Display address map and Pixel layout.

Need transfer period which is 6 clocks between the gate line and the next gate line.

Need transfer period which is 16clocks after the last data.

M0, M2 flags are cleared by SCS="L", and M3 flag is cleared by DISP="L".

KAOHSIUNG OPTO-ELECTRONICS INC.


SHEET NO.

9.5.9 NO-UPDATE MODE

Maintains memory internal data (current display).

Mode table

M 0	M1	M2	M3	M4	M5
L	L/H	L	L	-	-
M0	M1	M2	M3	M4	M5
н	L/H	н	T.	_	_



M0: Mode flag.

M1 : COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag.

Set "L" or "H" to both M0 and M2, no-update mode.

M3: Blinking flag. In case of "L", no-update mode and display blinking mode is terminated.


In case of "H", display blinking mode. Refer to 6.9 for details.

M4-M5: Invalid data, it can be "H" or "L".

Dummy data: It can be "H" or "L".

M0, M2 flags are cleared by SCS="L", and M3 flag is cleared by DISP="L".

9.5.10 ALL CLEAR MODE



M0: Mode flag. Set "L", no-update mode.

M1 : COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "H", all clear mode.

M3: Blinking flag. In case of "L", display blinking mode is terminated.

In case of "H", display blinking mode. Refer to 6.9 for details.

M4-M5: Blinking mode flag. In case of M3="H", validate.


In case of M3="L", invalidate, it can be "H" or "L".

Dummy data: It can be "H" or "L".

M0, M2 flags are cleared by SCS="L", and M3-M4 flags are cleared by DISP="L".

Display gives priority to blinking flag (M3).

9.5.11 DISPLAY BLINKING COLOR MODE



M0: Mode flag. Set "L", no-update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", no-update mode.

In case of "H", all clear mode. Refer to 6.8 for details.

M3: Blinking flag. In case of "H", display blinking mode and forcibly display blinking color.

In case of "L", no-update mode and display blinking mode is terminated.

M4: Blinking color flag. Apply to display blinking color.


In case of "H", display blinking color is white.

In case of "L", display blinking color is black.

M5: Blinking inversion flag. Set "L", blinking color mode.


Dummy data: It can be "H" or "L".

M0, M2 flags are cleared by SCS="L", and M3-M5 flags are cleared by DISP="L".



Blink display to alternate between normal display and display blinking mode.

9.5.12 DISPLAY COLOR INVERSION MODE



M0 : Mode flag. Set "L", no-update mode.

M1: COM inversion flag. In case of EXTMODE="L", validate.

In case of "H", outputs COM="H".

In case of "L", outputs COM="L".

In case of EXTMODE="H", invalidate, it can be "H" or "L".

M2: All clear flag. Set "L", no-update mode.

In case of "H", all clear mode. Refer to 6.8 for details.

M3: Blinking flag. In case of "H", display blinking mode and forcibly display color inversion.

In case of "L", no-update mode and display blinking mode is terminated.

M4: Blinking color flag. In case of M5="H", invalidate, it can be "H" or "L".

In case of M5="L", refer to 6.9 for details.


M5: Color inversion flag. Set "H", display color is inverted.

For example, "Red" is changed to "Cyan".

"Cyan" is complementally color of "Red".

Dummy data: It can be "H" or "L".


M0, M2 flags are cleared by SCS="L", and M3,M5 flags are cleared by DISP="L".



Blink display to alternate between normal display and display blinking mode.

9.6 COM INVERSION

9.6.1 COM POLARITY SERIAL INPUT / EXTMODE = "L"




M1: COM inversion flag. In case of "H", outputs COM="H". In case of "L", outputs COM="L".

COM polarity inversion has been changed by M1 flag statement.

Note 1 The periods of positive and negative polarity should be same length as much as possible.

9.6.2 EXTCOMIN SIGNAL / EXTMODE="H"



COM polarity inversion has been changed by the rising timing of EXTCOMIN.


COM polarity (positive or negative) is controlled by internal circuit.

Note 1 The periods of positive and negative polarity should be same length as much as possible.

9.7 GATE LINE ADDRESS TABLE

V 9 8 7 6 5 4 3 2 1 0 V 9 8 7 6 5 4 3 2 1 0 V 9 8 7 6 5 4 3 2 1 0 V 9 8 7 6 5 4 3 2 1 0 V 9 8 7 6 5 4 3 2 1 0 V 9 8 7 6 5 4 3 2 1 0	0 0 0 1 1 0
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-
3 0 0 0 0 0 0 0 0 0 0 1 1 1 67 0 0 0 1 0 0 0 0 1 1 1 67 0 0 0 0 1 1 0 0 0 0 1 1 1 131 0 0 1 0 0 0 0	1 0
4 0	
5 0	0 0
7 0 0 0 0 0 0 0 0 1 1 1 7 0 0 0 1 1 1 1	0 1
	1 0
8 0 0 0 0 0 0 0 1 0 0	1 1 0 0
9 0 0 0 0 0 0 1 0 0 1 73 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	0 1
10 0 0 0 0 0 0 0 1 0 1 0 74 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 0
11 0 0 0 0 0 0 0 0 1 0 1 1 0 75 0 0 0 0 1 0 1 1 0 1 1 0 0 76 0 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1	0 0
13 0 0 0 0 0 0 1 1 0 1 77 0 0 0 1 0 0 1 1 0 1 74 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1	0 1
14 0 0 0 0 0 0 0 1 1 1 0 78 0 0 0 1 1 1 1 0 78 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0
15 0 0 0 0 0 0 0 0 1 1 1 1 1 79 0 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1	0 0
17 0 0 0 0 0 1 0 0 0 1 81 0 0 0 1 0 1 0 1	0 1
18 0 0 0 0 0 1 0 0 1 0 0 1 0 82 0 0 0 1 0 1 0 1 0 82 0 0 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0	1 0
19 0 0 0 0 0 0 0 1 0 0 1 1 0 0 1 1 83 0 0 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 0 1	1 1 0 0
21 0 0 0 0 0 1 0 1 0 1 0 1 85 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	0 1
22 0 0 0 0 0 0 1 0 1 0 1 1 0 86 0 0 0 1 0 1 0 1 1 0 86 0 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1	1 0
23 0 0 0 0 0 0 1 1 0 1 1 1 87 0 0 0 1 0 1 0 1 1 1 1 87 0 0 0 1 0 1 0 1 1 1 1 151 0 0 1 0 1 0 1	1 1 0 0
25 0 0 0 0 0 0 1 1 0 0 1 89 0 0 0 1 0 1 1 0 0 0 1 152 0 0 1 0 0 1 1 0 0 1 217 0 0 1 1 0 1 1 0 1 1 0	0 1
26 0 0 0 0 0 1 1 0 1 0 90 0 0 1 1 0 0 1 1 0 1 0	1 0
27 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 0 1 1 1 0 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1	1 1 0 0
29 0 0 0 0 0 0 1 1 1 0 0 1 93 0 0 0 1 0 1 1 1 1 0 0 1 1 1 1 1 0 1	0 1
30 0 0 0 0 0 0 1 1 1 1 0 94 0 0 0 1 0 1 1 1 1 0 1 0 1 1 1 1 1 0 1	1 0
31 0 0 0 0 0 0 1 1 1 1 1 1 95 0 0 0 1 1 1 1 1 1 1 95 0 0 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1	1 1 0 0
33 0 0 0 0 1 0 0 0 0 1 97 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1	0 1
34 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 98 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0	1 0
35 0 0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 163 0 0 1 0 1 0 1 0 1 0 1 1 1 227 0 0 1 1 1 1 0 0 0 0 1 36 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0	1 1
36 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 0 1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1	0 0
38 0 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 1 0 102 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1	1 0
39 0 0 0 0 0 1 0 0 1 1 0 0 1 1 1 1 103 0 0 0 1 1 0 0 1 1 1 1	1 1 0 0
41 0 0 0 0 0 1 0 1 0 0 0 1 105 0 0 0 1 1 0 1 0	0 1
42 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 0
43 0 0 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1	1 1 0 0
44 0 0 0 0 0 1 0 1 1 0 1 10 0 103 0 0 0 1 1 0 1 1 0 0 172 0 0 1 0 1 0 1 1 0 1 23 0 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1	0 1
46 0 0 0 0 0 1 0 1 1 1 0 110 0 0 0 1 1 0 1 1 1 0 110 0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1	1 0
47 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 0 0 0 1	1 1 0 0
49 0 0 0 0 0 1 1 0 0 0 1 113 0 0 0 1 1 1 0 0 0 0	UU
50 0 0 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1	
51 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0	
53 0 0 0 0 0 1 1 0 1 0 1 117 0 0 0 1 1 1 0 1 0	
54 0 0 0 0 1 1 0 1 1 0 0	
55 0 0 0 0 0 1 1 0 1 1 1 1 1 1 1 1 0 0 0 1	
57 0 0 0 0 0 1 1 1 1 0 0 0 1 11 1 1 0 0 0 1 11 1	
58 0 0 0 0 1 1 1 1 0 1 0 122 0 0 0 1 1 1 1	
59 0 0 0 1 1 1 0 1	
61 0 0 0 0 1 1 1 1 1 0 0 124 0 0 0 1 1 1 1 1 1 0 0 188 0 0 1 0 1 1 1 1	
62 0 0 0 0 0 1 1 1 1 1 1 0 26 0 0 0 1 1 1 1 1 1 0	
63 0 0 0 0 1 1 1 1 1 1	

9.8 POWER SUPPLY SEQUENCR



[On sequence]

T1 : Power supply rising time. (Depends on external power supply)

T2 : Pixel memory initialization. 1-tV(refer to 8.3.3) or more initialize with M2 (all clear flag) or write black data to all pixel memories (data update).

T3: Release time for internal latch circuits. 30usec or more

T4: COM polarity initialization time. 30usec or more

[Normal operation]

Duration of normal operation

[Off sequence]

T5: Pixel memory initialization. Same as T2.

T6: COM and latch circuits initialization, 30usec or more

T7: Power supply falling time. (Depends on external power supply)

[Remark]

 V_{DD} and V_{DDA} should rise simultaneously or V_{DD} should rise first.

 V_{DD} and V_{DDA} should fall simultaneously or V_{DDA} should fall first.

Note 1: It is allowed to replace T3 and T4 mutually.

In case of starting EXTCOMIN before rising DISP, EXTCOMIN is ignored during DISP="L". Also, it is allowed to start simultaneously DISP and EXTCOMIN.

In that case, need 100usec or more (200usec or less) before normal operation.


Note 2: Pixel memory initialization.


Use M2 (all clear flag: refer to the 8.4.5), or write black data to all pixel memories (refer to the data update mode).

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2709-TX07D200VM1AAA-3	PAGE	9-18/18	
---------------------------------	--------------	------------------------------	------	---------	--

10. OUTLINE DIMENSIONS

10.1 FRONT VIEW






56.36 ±0.3

7.5

4.5

49±03



Remark

CN1 (10pin): Suitable mating connector FH52-10S-0.5(SH) CN2 (6Pin): Suitable mating connector FH52-06S-0.5(SH)

General Tolerance:±0.5mm

Scale: NTS Unit: mm

KAOHSIUNG OPTO-ELECTRONICS INC.

SHEET No.

4.9 ±0.3

7B64PS 2710-TX07D200VM1AAA-3 PAGE 10-1/1

11. APPEARANCE STANDARD

The appearance inspection is performed in a room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle θ shown in Fig.11.1 The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig. 11.1

11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 2 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area between A zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.





Fig. 11.2

11.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig.11.3 and Fig.11.4.

Item	Criteria			Applied zone	
	Length / L(mm)	Width / W(mm)	Maximum number Acceptable		
1) Stains	Γ		Ignored	A,B	
2) Foreign Materials	L≦2.0	0.03 <w≦0.05< td=""><td>4</td><td></td></w≦0.05<>	4		
	L>2.0	0.05 <w< td=""><td>Ignored</td><td></td></w<>	Ignored		
Bubbles on Polarizer	Average diameter / D(mm)		Maximum number Acceptable	A D	
bubbles on Polarizer	D≦	0.3	2	A,B	
	0.3 <d< td=""><td></td><td>Ignored</td><td></td></d<>		Ignored		
		Filamentous (Line sha	ipe)		
	Length / L(mm)	Width / W(mm)	Maximum number Acceptable	A,B	
	L<2.0	W≦0.05	4		
	L≦1.0	0.05 <w≦0.1< td=""><td>2</td><td></td></w≦0.1<>	2		
Scratches on Polarizer	Average diameter / D(mm)		Maximum number acceptable		
		D≦0.15	6	A,B	
	0.15<	D≦0.2	4		
	0.2 <d< td=""><td>Ignored</td><td></td></d<>		Ignored		
	In to	otal	Filamentous + Round=9		
	Those	wiped out easily are a	cceptable.		
	Туре		Maximum number acceptable		
		1 dot	4		
	Sparkle mode	2 dots	2(sets)		
		In total	4		
Dot-Defect		1 dot	4		
(Note 1)	Black mode	2 dots	2(sets)	A,B	
		In total	4		
	Sparkle mode 2 dots		2(sets)		
	In total		6]	

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2711-TX07D200VM1AAA-3	PAGE	11-2/3	
---------------------------------	--------------	------------------------------	------	--------	--



Note 1: The definitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot's brightness must be over 30% brighter than others.
- For dark dot-defect, showing white pattern, the dot's brightness must be under 70% darker than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.




Fig 11.5

12. PRECAUTIONS

12.1 PRECAUTIONS of ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

12.2 PRECAUTIONS of HANDLING

- 1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by using sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not stack the displays as this may damage the surface. In order to avoid any injuries, please avoid touching the edge of the glass or metal frame and wore gloves during handling.
- 3) Touching the polarizer or terminal pins with bare hand should be avoided to prevent staining and poor electrical contact.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanent damages.
- 7) Maximum pressure to the surface of the display must be less than 1.96×10^4 Pa. If the area of applied pressure is less than 1 cm^2 , the maximum pressure must be less than 1.96N.

12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at 25 °C . In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than \pm 100 mV.

12.4 PRECAUTIONS of STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between 10 °C ~35 °C and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container, which is shipped from KOE, and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

13. DESIGNATION of LOT MARK

1) The lot mark is showing in Fig.13.1. First 4 digits are used to represent production lot, T represented made in Taiwan, and the last 6 digits are the serial number.




Fig. 13.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Lot Mark
2016	6
2017	7
2018	8
2019	9
2020	0

Month	Lot Mark	Month	Lot Mark
Jan.	01	Jul.	07
Feb.	02	Aug.	08
Mar.	03	Sep.	09
Apr.	04	Oct.	10
May	05	Nov.	11
Jun.	06	Dec.	12

Week	Lot Mark
1~7 days	1
8~14 days	2
15~21 days	3
22~28 days	4
29~31 days	5

- 3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.
- 4) The location of the lot mark is on the back of the display shown in Fig. 13.2.




Fig. 13.2